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Abstract
Let SOplog denote the restriction of second-order logic, where second-order quantification ranges
over relations of size at most poly-logarithmic in the size of the structure. In this article we
investigate the problem, which Turing machine complexity class is captured by Boolean queries
over ordered relational structures that can be expressed in this logic. For this we define a
hierarchy of fragments Σplogm (and Πplogm ) defined by formulae with alternating blocks of existential
and universal second-order quantifiers in quantifier-prenex normal form. We first show that the
existential fragment Σplog1 captures NPolyLogTime, i.e. the class of Boolean queries that can
be accepted by a non-deterministic Turing machine with random access to the input in time
O((logn)k) for some k ≥ 0. Using alternating Turing machines with random access input allows
us to characterise also the fragments Σplogm (and Πplogm ) as those Boolean queries with at most m
alternating blocks of second-order quantifiers that are accepted by an alternating Turing machine.
Consequently, SOplog captures the whole poly-logarithmic time hierarchy. We demonstrate the
relevance of this logic and complexity class by several problems in database theory.
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1 Introduction
According to Immerman, the credo of descriptive complexity theory is that “the computational
complexity of all problems in Computer Science can be understood via the complexity of
their logical descriptions” [17, p.5]. Starting from Fagin’s fundamental result [8] that the
existential fragment SO∃ of second-order logic over finite relational structures captures all
decision problems that are accepted by a non-deterministic Turing machine in polynomial
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time—in other words: SO∃ captures the complexity class NP—many more connections
between logics and Turing complexity classes have been discovered (see e.g. the monographs
by Immerman [17] and Libkin [23] or the collection [12]). The polynomial time hierarchy is
captured by full second-order logic SO over finite relational structures [25], but it is unknown,
whether there exists a logic capturing the complexity class P.
In order to understand the gap between P and NP a lot of research has been dedicated
to extensions of first-order logic. For instance, adding transitive closure to first-order logic
defines the logic FO[TC], which captures NLOGSPACE [17, p.150]. Blass, Gurevich and
Shelah investigate the choiceless fragment of P [3] using Abstract State Machines [4]. They
present a logic that expresses all properties expressible in any other P logic in the literature,
but does does not capture all of P.
The project Higher-Order Logics and Structures is dedicated to a somehow inverse
approach, the investigation of semantically restricted higher-order logics over finite structures
and their relationship to Turing complexity. The logic SOω introduced by Dawar in [6]
and the related logic SOF introduced in [13], respectively, provide the main background
for the theoretical line of work in this direction. Both logics restrict the interpretation of
second-order quantifiers to relations closed under equivalence of types of the tuples in the
given relational structure. Through the study of different semantic restrictions over the
existential second-order logic with second-order quantification restricted to binary relations,
many interesting results regarding the properties of the class of problems expressible in this
logic (known as binary NP) were established [7]. Another relevant example of a semantic
restriction over existential second-order logic can be found in [21].
The expressive power of higher-order logics (beyond second-order) on finite structures
has been studied, among a few others, by Kuper and Vardi [20], by Leivant [22] and by Hull
and Su [16]. However, the exact characterization of each prenex fragment of higher-order
logics (in terms of oracle machines) over finite structures is more recent and it is due to
Hella and Turull Torres [14, 15]. Independently, Kolodziejczyk [18, 19] characterized the
prenex fragments of higher-order logic in terms of alternating Turing machines, but taking
also into account the arity of the higher-order variables. Starting from studies about the
expressiveness of restricted higher-order logics in [10] and fragments on higher-order logics
that collapse to second-order [11, 9], all of which defining complexity classes that include NP,
the question comes up, which restrictions to SO give rise to meaningful complexity classes.
1.1 Main Contributions
In this paper we concentrate on complexity classes inside POLYLOG-SPACE. Analogous
to the polynomial time hierarchy inside PSPACE we investigate a poly-logarithmic time
hierarchy PLH, where Σ˜plog1 is defined by NPolyLogTime capturing all decision problems
that can be accepted by a non-deterministic Turing machine in time O((logn)k) for some
k ≥ 0, where n is the size of the input. In order to be able to deal with the sublinear time
constraint random access to the input is assumed. Higher complexity classes Σ˜plogm (and
Π˜plogm ) in the hierarchy are defined analogously using alternating Turing machines with a
bound m on the alternations.
In the same spirit we define the logic SOplog, which denotes the restriction of second-order
logic, where second-order quantification ranges over relations of size at most poly-logarithmic
in the size of the structure. A hierarchy of fragments Σplogm (and Πplogm ) is then defined
by formulae with alternating blocks of existential and universal second-order quantifiers in
quantifier-prenex normal form. We first show that the existential fragment Σplog1 captures
NPolyLogTime = Σ˜plog1 , i.e. the class of Boolean queries that can be accepted by a non-
F. Ferrarotti, S. Gonzáles, K.-D. Schewe and J. M. Turull-Torres 23:3
deterministic Turing machine with random access to the input in time O((logn)k) for some
k ≥ 0. Using alternating Turing machines with random access input allows us to characterise
also the fragments Σplogm (and Πplogm ) as those Boolean queries with at most m alternating
blocks of second-order quantifiers that are accepted by an alternating Turing machine. That
is, we obtain Σplogm = Σ˜plogm (and Πplogm = Π˜plogm ). Consequently, SOplog captures the whole
poly-logarithmic time hierarchy PLH.
1.2 Related Work
The logic SOplog is similar to the restricted second-order logic (let us denote it as SOr)
defined by David A. Mix Barrington in [2]. He uses SOr to characterize a class of families of
circuits qAC 0, showing1 that the class of Boolean queries computable by DTIME[(logn)O(1)]
DCL-uniform families of Boolean circuits of unbounded fan-in, size 2(logn)O(1) and depth
O(1), coincides with the class of Boolean queries expressible in SOr.
There is a well known result ([17], Theorem 5.22) which shows that the class of first-
order uniform families of Boolean circuits of unbounded fan-in, size nO(1) and depth O(1),
coincides with the class of languages ATIME[logn,O(1)] that are accepted by random-access
alternating Turing machines that make at most logn steps and at most O(1) alternations
between existential and universal states. The intuitive idea is that as alternating Turing
machines have bounded fan-out in their computation trees, to implement an AND (OR)
gate of unbounded fan-in, a full balanced tree of depth logarithmic in the size of the
circuits, of universal (existential) states is needed. Then it appears as natural that qAC0
coincides with the whole poly-logarithmic time hierarchy PLH as defined in this paper, since
PLH = ATIME[(logn)O(1), O(1)] and (logn)O(1) is the logarithm of the size 2(logn)O(1) of
the circuits in qAC0.
Then the fact that SOplog captures the whole class PLH could also be seen as a corollary
of Barrington’s theorem in [2] (see Section 3, page 89). This however does not applies to our
main results, i.e., the capture of NPolyLogTime by the existential fragment of SOplog and the
one-to-one correspondence between the prenex fragments of SOplog and the corresponding
levels of PLH. The critical difference between Barrington’s SOr logic and SOplog is that we
impose a restriction in the first-order logic sub-formulae, so that the universal first-order
quantifier is only allowed to range over sub-domains of polylog size. This is a key feature
since otherwise the fist-order sub-formulae of the Σplogm (and Πplogm ) fragments of SOplog would
need at least linear time to be evaluated. Of course, Barrington does not need to define such
constraint because he always speaks of the whole class PLH, and we show indeed that for
every first-order logic formula there is an equivalent SOplog formula.
It is not a trivial task to establish an exact correspondence between the levels Σ˜plogm of
the polylog-time hierarchy PLH and sub-classes of families of circuits in qAC 0. On this
regard, we have explored the relationship with the sub-classes qAC 0m of families of circuits
in qAC 0 where the path from an input gate to the output gate with the maximum number
of alternated gates of unbounded fan-in of type AND and OR in the circuits is m. Let us
denote as ∃qAC0m (∀qAC0m) the sub-class of qAC0m where the output gate is of type OR
1 The result in [2] is actually more general, allowing any set of Boolean functions F of nO(1) inputs
complying with a padding property and containing the functions OR and AND. The restricted second-
order logic is defined by extending first-order logic with a second-order quantifier Qf for each f ∈ F
which range over relations on the sub-domain {1, . . . , logn}, where n is the size of the interpreting
structure. The case related to our result is when F = {OR,AND}, which gives raise to restricted
existential and universal second-order quantifiers.
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(AND). We were able to show that:
i. ∃qAC0m ⊆ Σ˜plogm , and ∀qAC0m ⊆ Σ˜plogm+1 for all m ≥ 1.
ii. If t, k ≥ 1, ψ ∈ Σ1,plogt , the first-order sub-formula ϕ of ψ belongs to Σ0k and the
vocabulary of ψ includes the BIT predicate, then there is a family Cψ of Boolean circuits
in ∃qAC0t+k that computes the Boolean query expressed by ψ.
Sketches of the proofs of (i) and (ii) are included in Appendix A (see Lemmas 10 and 11,
respectively). Whether the converse of these results hold or not is still open.
1.3 Organization
We reach our results by following an inductive itinerary. After presenting some preliminaries
in Section 2, we introduce the logic SOplog in Section 3. We do this in a comprehensive
way, following our research program in the line of restricting sizes or other properties of
valuating relations in higher-order logics. We give examples of natural queries expressible
in SOplog, such as the classes DNFSAT of satisfiable propositional formulas in disjunctive
normal form and CNFTAUT of propositional tautologies in conjunctive normal form, both
defined in as early as 1971 ([5]). The expression of such queries in SOplog can in general be
done by means of relatively simple and elegant formulae, despite the restriction we impose in
the universal first-order quantification. This is not fortuitous, but the consequence of using
in the definition of SOplog a more relaxed notion of second-order quantification than that
used by Barrington in the definition of SOr. Indeed, the second-order quantifiers in SOplog
range over arbitrary relations of polylog size on the number of elements of the domain, not
just over relations defined on the set formed by the first logn elements of that domain as in
SOr. The descriptive complexity of SOplog is not increased by this more liberal definition of
polylog restricted second-order quantifiers. The fragments Σplogm and Πplogm of formulae in
quantifier-prenex normal form are defined using the classical approach in second-order logic,
showing that every SOplog formula can be written in this normal form. This forms the basis
for the definition of the hierarchy inside SOplog.
Section 4 shows how the logic captures the poly-logarithmically bounded binary arithmetics
necessary to prove our main results.
In Section 5 we define a non-deterministic Turing machine inspired in the random access
deterministic and alternating Turing machines used in [24], as well as the corresponding
complexity class NPolyLogTime and the levels of the implied polylog-time hierarchy PLH
inside POLYLOG-SPACE as indicated above.
Section 6 contains our main results. First we give a detailed, constructive proof of
the fact that the existential fragment of SOplog, i.e. Σplog1 , captures the complexity class
NPolyLogTime. This part is the most challenging since, as pointed out earlier, it requires
the use of a restricted form of first-order universal quantification. After that, we follow the
inductive path and prove the expressive power of the fragments Σplogm and Πplogm , for everym ≥
1, and prove that each layer is characterized by a random-access alternating Turing machine
with polylog time and m alternations. The fact that PLH = ATIME[(logn)O(1), O(1)] =
SOplog follows as a simple corollary.
We conclude the paper with a brief summary and outlook in Section 7.
2 Preliminaries
Unless otherwise stated, we work with ordered finite structures and assume that all vocabular-
ies include the relation and constant symbols: ≤, SUCC, BIT, 0, 1, logn and max. In every
structure A, ≤ is interpreted as a total ordering of the domain A and SUCC is interpreted
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by the successor relation corresponding to the ≤A ordering. The constant symbols 0, 1 and
max are in turn interpreted as the minimum, second and maximum elements under the ≤A
ordering and the constant logn as dlog2 |A|e. By passing to an isomorphic copy, we assume
that A is the set {0, 1, . . . , n− 1} of natural numbers less than n, where n is the cardinality
|A| of A. Then BIT is interpreted by the following binary relation:
BITA = {(i, j) ∈ A2 | Bit j in the binary representation of i is 1}.
We assume that all structures have at least two elements. This results in a cleaner presentation,
avoiding the trivial case of structures with only one element which would satisfy 0 = 1. In
this paper, logn always refers to the binary logarithm of n, i.e. log2 n. We write logk n as a
shorthand for (dlogne)k and finally log n − 1 as z such as SUCC(z, logn).
3 SOplog: A Restricted Second-Order Logic
We define SOplog as the restricted second-order logic obtained by extending existential first-
order logic with (1) universal and existential second-order quantifiers that are restricted to
range over relations of poly-logarithmic size in the size of the structure, and (2) universal
first-order quantifiers that are restricted to range over the tuples of such poly-logarithmic
size relations.
I Definition 1 (Syntax of SOplog). firstFor every r≥1 and k≥0, the language of SOplog
extends the language of first-order logic with countably many second-order variables Xr,log
k
1 ,
Xr,log
k
2 , . . . of arity r and exponent k. The set of well-formed SOplog-formulae (wff) of
vocabulary σ is inductively defined as follows:
i. Every well-formed formula of vocabulary σ in the existential fragment of first-order logic
with equality is a wff.
ii. If Xr,logk is a second-order variable and t1, . . . , tr are first-order terms, then both
Xr,log
k(t1, . . . , tr) and ¬Xr,logk(t1, . . . , tr) are wff.
iii. If ϕ and ψ are wff, then (ϕ ∧ ψ) and (ϕ ∨ ψ) are wff.
iv. If ϕ is a wff, Xr,logk is a second-order variable and x¯ is an r-tuple of first-order variables,
then ∀x¯(Xr,logk(x¯)→ ϕ) is a wff.
v. If ϕ is a wff and x is a first-order variables, then ∃xϕ is a wff.
vi. If ϕ is an SOplog-formula and Xr,logk is a second-order variable, then both ∃Xr,logkϕ
and ∀Xr,logkϕ are wff’s.
Note that the first-order terms ti in these rules are either first-order variables x1, x2, . . .
or constant symbols; we do not consider function symbols. Whenever the arity is clear from
the context, we write X logk instead of Xr,logk .
I Definition 2 (Semantics of SOplog). Let A be a σ-structure where |A| = n ≥ 2. A valuation
over A is any function val which assigns appropriate values to all first- and second-order
variables and satisfies the following constraints:
If x is a first-order variable then val(x) ∈ A.
If Xr,logk is a second-order variable, then
val(Xr,log
k
) ∈ {R ⊆ Ar | |R| ≤ (dlogne)k}.
As usual, we say that a valuation val is V -equivalent to a valuation val ′ if val(V ′) = val ′(V ′)
for all variables V ′ other than V .
SOplog extends the notion of satisfaction of first-order logic, with the following rules:
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A, val |= Xr,logk(x1, . . . , xr) iff (val(x1), . . . , val(xr)) ∈ val(Xr,logk).
A, val |= ¬Xr,logk(x1, . . . , xr) iff (val(x1), . . . , val(xr)) 6∈ val(Xr,logk).
A, val |= ∃Xr,logk(ϕ) iff there is a valuation val ′ which is Xr,logk -equivalent to val such
that A, val ′ |= ϕ.
A, val |= ∀Xr,logk(ϕ) iff, for all valuations val ′ which are Xr,logk -equivalent to val, it
holds that A, val ′ |= ϕ.
I Remark. The standard (unbounded) universal quantification of first-order logic formulae of
the form ∀xϕ can be expressed in SOplog by formulae of the form ∀X log0∀x(X log0(x)→ ϕ).
Thus, even though SOplog only allows a restricted form of universal first-order quantification,
it can nevertheless express every first-order query.
We denote by Σplogm , where m ≥ 1, the class of SOplog-formulae of the form:
∃X logk1111 · · · ∃X log
k1s1
1s1 ∀X log
k21
21 · · · ∀X log
k2s2
2s2 · · ·QX log
km1
m1 · · ·QX log
kmsm
msm ψ,
where Q is either ∃ or ∀ depending on whether m odd or even, respectively, and ψ is an
SOplog-formula free of second-order quantifiers. Analogously, we denote by Πplogm the class of
SOplog-formulae of the form:
∀X logk1111 · · · ∀X log
k1s1
1s1 ∃X log
k21
21 · · · ∃X log
k2s2
2s2 · · ·QX log
km1
m1 · · ·QX log
kmsm
msm ψ.
We say that an SOplog-formula is in Skolem normal form (SNF aka quantifier prenex
normal form) if it belongs to either Σplogm or Πplogm for some m ≥ 1.
I Lemma 3. For every SOplog-formula ϕ, there is an equivalent SOplog-formula ϕ′ that is
in SNF.
The straightforward proof is given in Appendix B.
3.1 Examples of Queries in SOplog
We start with a simple, but useful example. Let X and Y be SOplog variables of the form
Xr1,log
k and Y r2,logk . The following Σplog1 formula, denoted as |X| ≤ |Y |, express that the
cardinality of (the relation assigned by the current valuation of) X is less than or equal to
that of Y .
∃R
(
∀x¯(X(x¯)→ ∃y¯(Y (y¯) ∧R(x¯, y¯) ∧ ∀z¯(X(z¯)→ (z¯ 6=x¯→ ¬R(z¯, y¯)))))),
where R is an SOplog variable of arity r1 + r2 and exponent k. We write |X|=|Y | to denote
|X|≤|Y | ∧ |Y |≤|X|.
Let G = (V,E) be an n-node undirected graph. The following sentence expresses a
poly-logarithmically bounded version of the clique NP-complete problem. It holds iff G
contains a clique of size dlognek.
∃IS(DEFk(I)∧ |S|=|I| ∧ ∀x(S(x)→(V (x)∧∀y(S(y)→ (x 6= y → (E(x, y)∧E(y, x)))))))
Other bounded versions of classical Boolean NP-complete problems that are easily expressible
in Σplog1 are for instance to decide whether G has an induced subgraph of size dlognek that
is 3-colourable, or whether a G has an induced subgraph which is isomorphic to another
given graph of at most polylog size w.r.t. the size of G.
I Remark. Although possible, it is much more complex and cumbersome to write these
examples of queries in Barrington’s restricted second-order logic SOr. For instance we cannot
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directly express, as we do in the SOplog-formula that defines the poly-logarithmically bounded
version of the clique problem, that there is a set S of arbitrary nodes of G (where S is of size
dlognek) such that the sub-graph induced by S in G is a clique. To do that in SOr we would
need to define instead a set of arbitrary binary numbers, which would need to be encoded
into a relation of arity k + 2 defined on the sub-domain {1, . . . , logn}, and then use BIT to
check whether the nodes of G corresponding to these binary numbers induce a sub-graph of
G which is a clique.
The class DNFSAT of satisfiable propositional formulas in disjunctive normal form is
an example of a natural problem expressible in SOplog. In the standard encoding of DNF
formulae as word models of alphabet σ = {(, ),∧,∨,¬, 0, 1, X}, DNFSAT is decidable in
P [5]. In this encoding, the input formula is a disjunction of arbitrarily many clauses enclosed
in pairs of matching parenthesis. Each clause is the conjunction of an arbitrary number of
literals. Each literal is a variable of the form Xw, where w ∈ {0, 1}∗, possibly preceded by a
negation symbol. Obviously, the complement NODNFSAT of DNFSAT is also in P. In Πplog2
NODNFSAT can be defined by a sentence stating that for every clause there is a pair of
complementary literals. Every clause is logically defined by a pair of matching parentheses
such that there is no parenthesis in between. A pair of complementary literals is defined by
a bijection (of size < logn) between the substrings that encode two literals, which preserve
the binary numbers and such that exactly one of them is negated. The actual formula Πplog2
is included in Appendix C. Similarly, DNFSAT can be defined Σplog2 by a sentence stating
that there is a clause that does not have a pair of complementary literals.
4 Bounded Binary Arithmetic Operations in Σplog1
We define Σplog1 -formulae that describe the basic (bounded) arithmetic operations of sum,
multiplication, division and modulo among binary positive integers between 0 and 2dlognek−1
for some fixed k ≥ 1. These formulae are latter required for proving our main result regarding
the expressive power of the prenex fragments of SOplog.
Without loss of generality we assume that the size n of the structures in which the
formulae are evaluated is at least 3. This simplifies the presentation avoiding the special
case in which dlogne = 1. In our approach, binary numbers between 0 and d2(logn)ke − 1 are
represented by means of (SOplog) relations.
I Definition 4. Let b = b0 · · · bl be a binary number, where b0 and bl are the least and
most significant bits of b, respectively, and l ≤ dlognek. Let B = {0, . . . , dlogne − 1}. The
relation Rb encodes the binary number b if the following holds: (a0, . . . , ak−1, ak) ∈ Rb iff
(a0, . . . , ak−1) ∈ Bk is the i-th tuple in the increasing numerical order (numbers read left to
right) of Bk, ak = 0 if i > l, and ak = bi if 0 ≤ i ≤ l.
Note that the size of Rb is exactly dlognek, and thus Rb is a valid valuation for SOplog
variables of the form Xk+1,logk . The numerical order relation ≤k among k-tuples can be
defined as follows:
x¯ ≤1 y¯ ≡ x0 ≤ y0 and
x¯ ≤k y¯ ≡ (x0 ≤ y0 ∧ x0 6= y0) ∨ (x0 = y0 ∧ (x1, . . . , xk−1) ≤k−1 (y1, . . . , yk−1)) (1)
In our approach, we need a successor relation SUCCk among the k-tuples in Bk, where
B is the set of integers between 0 and dlogne − 1 (cf. Definition 4).
SUCC1(x¯, y¯) ≡ y0 ≤ logn ∧ y0 6= logn ∧ SUCC(x0, y0) and
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SUCCk(x¯, y¯) ≡ y0 ≤ logn ∧ y0 6= logn∧
[ (y0 = x0∧SUCCk−1(x1, . . . , xk−1, y1, . . . , yk−1)) ∨ (SUCC(x0, y0)∧
SUCC(x1,logn) ∧ · · · ∧ SUCC(xk−1, logn) ∧ y1 = 0 ∧ · · · ∧ yk−1 = 0) ] (2)
It is useful to define an auxiliary predicate DEFk(I), where I is a second-order variable
of arity and exponent k, such that A, val |= DEFk(I) if val(I) = Bk. Please, note that we
abuse the notation, writing for instance x¯ = 0¯ instead of x0 = 0 ∧ · · · ∧ xk−1 = 0. Such
abuses of notation should nevertheless be clear from the context.
DEFk(I) ≡ ∃x¯(x¯ = 0¯ ∧ I(x¯)) ∧ ∀y¯(I(y¯)→ ((SUCC(y0, logn) ∧ · · ·
∧ SUCC(yk, logn)) ∨ ∃z¯(SUCCk(y¯, z¯) ∧ I(z¯)))) (3)
The formula BINk(X), where X is a second-order variable of arity k + 1 and exponent k,
expresses that X encodes (as per Definition 4) a binary number between 0 and 2dlognek − 1.
BINk(X) ≡ ∃I(DEFk(I) ∧ ∀x¯(I(x¯)→ (X(x¯, 0) ∨X(x¯, 1)))) (4)
As X is of exponent k, the semantics of SOplog determines that the number of tuples in
any valid valuation of X is always bounded by dlognek. It is then clear that the previous
formula is equivalent to
∃I(DEFk(I) ∧ ∀x¯(I(x¯)→ ((X(x¯, 0) ∧ ¬X(x¯, 1)) ∨ (X(x¯, 1) ∧ ¬X(x¯, 0))))).
In the following, BINk(X, I) denotes the sub-formula ∀x¯(I(x¯)→ (X(x¯, 0) ∨X(x¯, 1))) of
BINk(X).
The comparison relations X =k Y and X <k Y (X is strictly smaller than Y ) among
binary numbers encoded as second-order relations are defined as follows:
X =k Y ≡ ∃I
(
DEFk(I) ∧ BINk(X, I) ∧ BINk(Y, I) ∧=k(X,Y, I)
)
, (5)
where =k(X,Y, I) ≡ ∀x¯
(
I(x¯)→ ∃z(X(x¯, z) ∧ Y (x¯, z))).
X <k Y ≡ ∃I
(
DEFk(I) ∧ BINk(X, I) ∧ BINk(Y, I) ∧<k(X,Y, I)
)
, (6)
where <k(X,Y, I) ≡ ∃x¯
(
I(x¯)∧X(x¯, 0)∧Y (x¯, 1)∧∀y¯(I(y¯)→ (y¯ ≤k x¯∨∃z(X(y¯, z)∧Y (y¯, z))))).
Sometimes we need to determine if the binary number encoded in (the current valuation
of) a second-order variable X of arity k + 1 and exponent k corresponds to the binary
representation of an individual x from the domain. The following BNUMk(X,x) formula
holds whenever that is the case.
BNUMk(X,x) ≡ ∃I
(
DEFk(I) ∧ BINk(X, I)∧
∀y¯(I(y¯)→ ((y0 = 0 ∧ · · · ∧ yk−2 = 0 ∧ (X(y¯, 1)↔ BIT (x, yk−1)))∨
(¬(y0 = 0 ∧ · · · ∧ yk−2 = 0) ∧X(y¯, 0))
)))
(7)
We use BNUMk(X,x, I) to denote the sub-formula ∀y¯(I(y¯) → ((y0 = 0 ∧ · · · ∧ yk−2 =
0 ∧ (X(y¯, 1)↔ BIT (x, yk−1))) ∨ (¬(y0 = 0 ∧ · · · ∧ yk−2 = 0) ∧X(y¯, 0)))) of BNUMk(X,x).
We now proceed to define Σplog1 -formulae that describe basic (bounded) arithmetic
operations among binary numbers. We start with BSUMk(X,Y, Z), where X, Y and Z are
free-variables of arity k + 1 and exponent k. This formula holds if (the current valuation of)
X, Y and Z represent binary numbers between 0 and 2dlognek − 1, and X + Y = Z. The
second-order variables I and W in the formula are of arity k and k + 1, respectively, and
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both have exponent k. We use the traditional carry method, bookkeeping the carried digits
in W .
BSUMk(X,Y, Z) ≡
∃IW (DEFk(I) ∧ BINk(X, I) ∧ BINk(Y, I) ∧ BINk(Z, I) ∧ BINk(W, I)∧
W (0¯, 0) ∧ (<k(X,Z, I) ∨=k(X,Z, I)) ∧ (<k(Y,Z, I) ∨=k(Y, Z, I))∧
∀x¯(I(x¯)→ ((x¯ = 0¯ ∧ ϕ(X,Y, Z))∨
(∃y¯(SUCCk(y¯, x¯) ∧ ψ(x¯, y¯,W,X, Y )) ∧ α(x¯,W,X, Y, Z))))
)
(8)
where ϕ holds if the value of the first bit of Z is consistent with the sum of the first bits of
X and Y . ψ holds if the value of the bit in position x¯ of W is consistent with the sum of the
values of the bits in the position preceding x¯ of W,X and Y . Finally, α holds if the value of
the bit in position x¯ of Z is consistent with the sum of the corresponding bit values of W,X
and Z. For reference, see the actual ϕ, ψ and α formulae in Appendix D.
For the operation of (bounded) multiplication of binary numbers, we define a formula
BMULTk(X,Y, Z), where X, Y and Z are free-variables of arity k+ 1 and exponent k. This
formula holds if (the current valuations of) X, Y and Z represent binary numbers between 0
and 2dlognek − 1, and X · Y = Z.
The strategy to express the multiplication consists on keeping track of the (partial) sums
of the partial products by means of a relation R ⊂ Bk ×Bk × {0, 1} of size dlogne2k (recall
that B = {0, . . . , dlogne− 1}). We take X to be the multiplicand and Y to be the multiplier.
Let a¯ ∈ Bk be the i-th tuple in the numerical order of Bk, let R|a¯ denote the restriction of
R to those tuples starting with a¯, i.e., R|a¯ = {(b¯, c) | (a¯, b¯, c) ∈ R}, and let pred(a¯) denote
the immediate predecessor of a¯ in the numerical order of Bk, then the following holds:
a. If a¯ = 0¯ and Y (a¯, 0), then R|a¯ encodes the binary number 0.
b. If a¯ = 0¯ and Y (a¯, 1), then R|a¯ = X.
c. If a¯ 6= 0¯ and Y (a¯, 0), then R|a¯ = R|pred(a¯).
d. If a¯ 6= 0¯ and Y (a¯, 1), then (the binary number encoded by) R|a¯ results from adding
R|pred(a¯) to the (i− 1)-bits arithmetic left-shift of X.
BMULTk(X,Y, Z) holds if Z = R|(a0,...,ak−1) for a0 = · · · = ak−1 = dlogne−1. Following
this strategy, it is not difficult to write the actual formula for BMULTk(X,Y, Z). See
formula (17) in Appendix D.
The operations of division and modulo are expressed by BDIVk(X,Y, Z,M), where X,
Y , Z and M are free-variables of arity k + 1 and exponent k. This formula holds if Z is
the quotient and M the modulo (remainder) of the euclidean division of X by Y , i.e., if
Y · Z +M = X. See formula (19) in Appendix D.
5 The Poly-logarithmic Time Hierarchy
The sequential access that Turing machines have to their tapes makes it impossible to
compute anything in sub-linear time. Therefore, logarithmic time complexity classes are
usually studied using models of computation that have random access to their input. As
this also applies to the poly-logarithmic complexity classes studied in this paper, we adopt
a Turing machine model that has a random access read-only input, similar to the log-time
Turing machine in [24].
A random-access Turing machine is a multi-tape Turing machine with (1) a read-only
(random access) input of length n+ 1, (2) a fixed number of read-write working tapes, and
(3) a read-write input address-tape of length dlogne.
CVIT 2016
23:10 The Polylog-Time Hierarchy Captured by Restricted Second-Order Logic
Every cell of the input as well as every cell of the address-tape contains either 0 or 1
with the only exception of the (n+ 1)st cell of the input, which is assumed to contain the
endmark /. In each step the binary number in the address-tape either defines the cell of the
input that is read or if this number exceeds n, then the (n+ 1)st cell containing / is read.
I Example 5. Let polylogCNFSAT be the class of satisfiable propositional formulae in
conjunctive normal form with c ≤ dlognek clauses, where n is the length of the formula.
Note that the formulae in polylogCNFSAT tend to have few clauses and many literals. We
define a random-access Turing machine M which decides polylogCNFSAT. The alphabet of
M is {0, 1,#,+,−}. The input formula is encoded in the input tape as a list of c ≤ dlognek
indices, each index being a binary number of length dlogne, followed by c clauses. For every
1 ≤ i ≤ c, the i-th index points to the first position in the i-th clause. Clauses start with
# and are followed by a list of literals. Positive literals start with a +, negative with a −.
The + or − symbol of a literal is followed by the ID of the variable in binary. M proceeds as
follows: (1) Using binary search with the aid of the “out of range” response /, compute n
and dlogne. (2) Copy the indices to a working tape, counting the number of indices (clauses)
c. (3) Non-deterministically guess c input addresses a1, . . . , ac, i.e., guess c binary numbers
of length dlogne. (4) Using c 1-bit flags, check that each a1, . . . , ac address falls in the range
of a different clause. (5) Check that each a1, . . . , ac address points to an input symbol + or
−. (6) Copy the literals pointed by a1, . . . , ac to a working tape, checking that there are no
complementary literals. (7) Accept if all checks hold.
Let L be a language accepted by a random-access Turing machine M . Assume that for
some function f on the natural numbers, M makes at most O(f(n)) steps before accepting
an input of length n. If M is deterministic, then we write L ∈ DTIME[f(n)]. If M is
non-deterministic, then we write L ∈ NTIME[f(n)]. We define the classes of deterministic
and non-deterministic poly-logarithmic time computable problems as follows:
PolyLogTime =
⋃
k∈N
DTIME[logk n] NPolyLogTime =
⋃
k∈N
NTIME[logk n]
The non-deterministic random-access Turing machine in Example 5 clearly works in polylog-
time. Therefore, polylogCNFSAT ∈ NPolyLogTime.
In order to relate our logic SOplog to these Turing complexity classes we adhere to
the usual conventions concerning a binary encoding of finite structures [17]. Let σ =
{Rr11 , . . . , Rrpp , c1, . . . , cq} be a vocabulary, and let A with A = {0, 1, . . . , n−1} be an ordered
structure of vocabulary σ. Each relation RAi ⊆ Ari of A is encoded as a binary string
bin(RAi ) of length nri where 1 in a given position indicates that the corresponding tuple is
in RAi . Likewise, each constant number cAj is encoded as a binary string bin(cAj ) of length
dlogne. The encoding of the whole structure bin(A) is simply the concatenation of the
binary strings encodings its relations and constants:
bin(A) = bin(RA1 ) · · · bin(RAp ) · bin(cA1 ) · · · bin(cAq ).
The length nˆ = |bin(A)| of this string is nr1 + · · · + nrp + qdlogne, where n = |A|
denotes the size of the input structure A. Note that log nˆ ∈ O(dlogne), so NTIME[logk nˆ] =
NTIME[logk n] (analogously for DTIME). Therefore, we will consider random-access Turing
machines, where the input is the encoding bin(A) of the structure A followed by the endmark
/.
In the present work our machine is also based in an alternating Turing machine. An
alternating Turing machine comes with a set of states Q that is partitioned into subset Q∃
and Q∀ of so-called existential and universal states. Then a configuration c is accepting iff
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c is in a final accepting state,
c is in an existential state and there exists a next accepting configuration, or
c is in a universal state, there exists a next configuration and all next configurations are
accepting.
In analogy to our definition above we can define a random-access alternating Turing
machine. The languages accepted by such a machine M , which starts in an existential
state and makes at most O(f(n)) steps before accepting an input of length n with at
most m alternations between existential and universal states, define the complexity class
ATIME[f(n),m]. Analogously, we define the complexity class ATIMEop[f(n),m] comprising
languages that are accepted by a random-access alternating Turing machine that starts in a
universal state and makes at most O(f(n)) steps before accepting an input of length n with
at most m alternations between universal and existential states. With this we define
Σ˜plogm =
⋃
k∈N
ATIME[logk n,m] and Π˜plogm =
⋃
k∈N
ATIMEop[logk n,m].
The poly-logarithmic time hierarchy is then defined as PLH =
⋃
m≥1 Σ˜plogm . Note that
Σ˜plog1 = NPolyLogTime holds.
I Remark. Note that a simulation of a NPolyLogTime Turing machine M by a deterministic
machine N requires checking all computations in the tree of computations of M . As
M works in time (logn)O(1), N requires time 2lognO(1) . This implies NPolyLogTime ⊆
DTIME(2lognO(1)), which is the complexity class called quasipolynomial time of the fastest
known algorithm for graph isomorphism [1], which further equals DTIME(nlognO(1))2.
6 Expressive power of the Quantifier-Prenex Fragments of SOplog
We say that a logic L captures the complexity class K iff the following holds:
For every L-sentence ϕ the language {bin(A) | A |= ϕ} is in K, and
For every property P of (binary encodings of) structures that can be decided with
complexity in K, there is a sentence ϕP of L such that A |= ϕP iff A has the property P .
Recall that we only consider ordered, finite structures A. Our main result is that SOplog
captures PLH, which we will prove in this section.
I Theorem 6. Over ordered structures with sucessor relation, BIT and constants for logn,
the minimum, second and maximum elements, Σplog1 captures NPolyLogTime.
Proof. Part a. We first show Σplog1 ⊆ NPolyLogT ime, i.e. a non-deterministic random
access Turing Machine M can evaluate every sentence φ in Σplog1 in poly-logarithmic time.
Let φ = ∃Xr1,logk11 . . . ∃Xrm,log
km
m ϕ, where ϕ is a first-order formula with the restrictions
given in the definition of SOplog. Given a σ-structure A with |dom(A)| = n, M first guesses
values for Xr1,log
k1
1 , . . . , X
rm,logkm
m and then checks if ϕ holds. As val(Xri,log
ki
i ) is a relation of
arity ri with at most logki n tuples, M has to guess ri ∗ (log(n))ki values in A, each of which
encoded in dlog(n)e bits. Thus, the machine has to generate E =
m∑
i=1
(
ri ∗ (log(n))ki+1
)
bits
2 This relationship appears quite natural in view of the well known relationship NP = NTIME(nO(1)) ⊆
DTIME(2n
O(1)
) = EXPTIME.
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in total. As E ∈ O(dlognekmax+1), the generation of the values val(Xri,logkii ) requires time
in O(dlognek′) for some k′.
In order to check the validity of ϕ we distinguish two cases: (1) ϕ = ∃xψ, and (2)
ϕ = ∀x¯(Xr,logk(x¯)→ ψ).
Case (1). Here M first guesses x, for which at most dlogne steps are required. Then we
get the following cases for ψ:
If ψ is a first-order quantifier-free formula, then according to the proof of [17, Theorem
5.30] ϕ can be checked in O(log(n)) time. Thus, checking ϕ can be done in poly-logarithmic
time.
If ψ = ψ1 ∨ ψ2 (or ψ = ψ1 ∧ ψ2), then M has to check if ψ1 or ψ2 (or both, respectively)
holds, which requires at most the time for checking both ψ1 and ψ2. Thus, by induction
the checking of ϕ can be done in poly-logarithmic time.
If ψ is not an first-order quantifier-free formula, then by induction the checking of ψ can
be done in poly-logarithmic time, hence also the checking of ϕ.
Case (2). As M has already guessed a value for Xr,logk , it remains to check {a¯/x¯}.ψ
for every element a¯ in this relation. The number of such tuples is in O(logk
′
n), and we get
the following cases:
If ψ is a first-order quantifier-free formula, a disjunction or a conjunction, then we can
use the same argument as in case (1).
If ψ is not an first-order quantifier-free formula, then by induction each check {a¯/x¯}.ψ
can be done in poly-logarithmic time, say in O(log` n), hence also the checking of ϕ is
done in O(logk
′+` n) time.
Part b. Next we show NPolyLogTime ⊆ Σplog1 . For this let M be a non-deterministic
random access Turing Machine that accepts a σ-structure A in O(logk n) steps. We may
assume that the input is encoded by the bitstring bin(A) of length dlog(nˆ)e. Furthermore,
let the set of states be Q = {q0, . . . , qf}, where q0 is the initial state, qf is the only final
state, and in the initial state the header of the tapes are in position 0, the working tape is
empty and the index-tape is filled with zeros.
As M runs in time dlognek, it visits at most dlognek cells in the working tape. Thus,
we can model positions on the working tape and time by k-tuples p¯ and t¯, respectively.
Analogously, the length of the index tape is bound by dlognek′ , so we can model the positions
in the index tape by k′-tuples d¯. We use auxiliary relations I and I ′ to capture k-tuples and
k′-tuples, respectively, over {0, . . . , dlogne}. We define those relations using DEFk(I) and
DEFk′(I ′) in the same way as in (3). As M works non-deterministically, it makes a choice
in every step. Without loss of generality we can assume that the choices are always binary,
which we capture by a relation C of arity k + k′ + 1; C(t¯, d¯, c) expresses that at time t¯ any
position d¯ in the index-tape has the value c ∈ {0, 1}, which denotes the two choices.
In order to construct a sentence in Σplog1 that is satisfied by the structure A iff the input
bin(A) is accepted by M we first describe logically the operation of the random access Turing
machine M, then exploit the acceptance of bin(A) for at least one computation path.
We use predicates T0, T1, T2, where Ti(t¯, p¯) indicates that at time t¯ the working tape at
position p¯ contains i for i ∈ {0, 1} and the blank symbol for i = 2, respectively. The following
formulae express that the working tape is initially empty, and at any time a cell can only
contain one of the three possible symbols:
∀p¯ I(p¯)→ T2(0¯, p¯)
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∀t¯I(t¯)→ ∀p¯ I(p¯)→ (T0(t¯, p¯)→ ¬T1(t¯, p¯) ∧ ¬T2(t¯, p¯))
∀t¯I(t¯)→ ∀p¯ I(p¯)→ (T1(t¯, p¯)→ ¬T0(t¯, p¯) ∧ ¬T2(t¯, p¯))
∀t¯I(t¯)→ ∀p¯ I(p¯)→ (T2(t¯, p¯)→ ¬T0(t¯, p¯) ∧ ¬T1(t¯, p¯)) (9)
Then we use a predicate H with H(t¯, p¯) expressing that at time t¯ the header of the
working tape is in position p¯. This gives rise to the following formulae:
H(0¯, 0¯) ∀t¯I(t¯)→ ∃p¯(I(p¯) ∧H(t¯, p¯))
∀t¯I(t¯)→ ∀p¯ I(p¯)→ (H(t¯, p¯)→ ∀p¯′(I(p¯′)→ H(t¯, p¯′)→ p¯ = p¯′)) (10)
Predicates Si for i = 1, . . . , f are used to express that at time t¯ the machine M is in the
state qi ∈ Q, which using (1) gives rise to the formulae
S0(0¯) ∧ ∀t¯
(
I(t¯)→ (t¯ 6= 0¯→
∨
0≤i≤f
Si(t¯))
) ∧ ∃t¯f(∀t¯(I(t¯)→ t¯ ≤k t¯f) ∧ Sf (t¯f ))
∧
0≤i≤f
∀t¯
(
I(t¯)→ (Si(t¯)→ ∧
0≤j≤f,j 6=i
¬Sj(t¯)
))
(11)
The following formulae exploiting (2) describe the behaviour of M moving in every step
its header either to the right, to the left or not at all (which actually depends on the value
for c in C(t¯, d¯, c)):
∀t¯I(t¯) ∧ t¯ 6= 0¯ ∧H(t¯, 0¯)→ ∃t¯′, d¯′ (SUCCk(t¯′, t¯)∧
SUCCk(0¯, d¯′) ∧ (H(t¯′, 0¯) ∨H(t¯′, d¯′)))
∀t¯, d¯I(t¯) ∧ t¯ 6= 0¯ ∧ I ′(d¯) ∧H(t¯, d¯)→ (d¯ 6= 0¯ ∧ d¯ 6= last →
∃t¯′, d¯1, d¯2 (SUCCk(t¯′, t¯) ∧ SUCCk(d¯1, d¯) ∧ SUCCk(d¯, d¯2)∧
(H(t¯′, d¯1) ∨H(t¯′, d¯) ∨H(t¯′, d¯2)))
∀t¯I(t¯) ∧ t¯ 6= 0¯ ∧H(t¯, last)→ ∃t¯′, d¯′ (SUCCk(t¯′, t¯)∧
SUCCk(d¯′, last) ∧ (H(t¯′, last) ∨H(t¯′, d¯′))) (12)
Furthermore, we use predicates Li (i ∈ {0, 1, 2}) to describe that M reads at time t¯ the
value i (for i ∈ {0, 1}) or / for i = 2, respectively. As exactly one of these values is read, we
obtain the following formulae:
∀t¯ I(t¯)→ (L0(t¯) ∨ L1(t¯) ∨ L2(t¯)) ∀t¯ I(t¯)→ (L0(t¯)→ ¬L1(t¯) ∧ ¬L2(t¯))
∀t¯ I(t¯)→ (L1(t¯)→ ¬L0(t¯) ∧ ¬L2(t¯)) ∀t¯ I(t¯)→ (L2(t¯)→ ¬L0(t¯) ∧ ¬L1(t¯)) (13)
The conjunction of the formulae in (9)-(13) with all second-order variables existentially
quantified merely describes the operation of the Turing machine M. If M accepts the input
bin(A) for at least one computation path, i.e. for one sequence of choices, we can assume
without loss of generality that if at time t¯ with d¯ on the index-tape the bit c indicating the
choice equals the value read from the input, then this will lead to acceptance. Therefore, in
order to complete the construction of the required formula in Σplog1 we need to express this
condition in our logic.
The bit M reads from the input corresponds to the binary encoding of the relations
and constants in the structure A. In order to detect, which tuple or which constant is
actually read, we require several auxiliary predicates. We use predicates Mi (i = 0, . . . , k′)
to represent the numbers ni, which leads to the formulae
BNUMk′(M0, 1, I ′), BNUMk′(M1,max, I ′) and BMULTk′(M1,Mi−1,Mi) for i ≥ 2 (14)
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For this we exploit the definitions in (7) and (17). Note that the latter one is a formula
that is not in SNF. In Section 4 following (17) we already showed how to turn such a formula
into a formula in Σplog1 in SNF, which requires additional auxiliary second-order variables.
The same hold for several of the following formulae.
Next we use relations Pi (i = 0, . . . , p+ 1) representing the position in bin(A), where the
encoding of RAi+1 for the relation Ri starts (for 0 ≤ i ≤ p − 1), the encoding of where the
constants cj (j = 1, . . . , q) starts (for i = p), and finally representing the length of bin(A)
(for i = p+ 1). As each constant requires dlogne bits we further use auxiliary relations Ni
(for i = 1, . . . , q) to represent i · dlogne, which we require to detect, which constant is read.
This leads to the following formulae (exploiting (7) and (8)):
BNUMk′(P0, 0, I ′) ,
∧
1≤i≤p
BSUMk′(Pi−1,Mri , Pi) and BSUMk′(Pp, Nq, Pp+1)
BNUMk′(N1, logn, I ′) and
∧
1≤i≤q
BSUMk′(Ni−1, N1, Ni) (15)
Finally, we can express the acceptance condition linking the relation C to the input bin(A).
In order to ease the representation we use for fixed t¯ the shortcut Ct¯ with Ct¯(d¯, c)↔ C(t¯, d¯, c).
Likewise we use shortcuts with subscript t¯ for additional auxiliary predicates Di (i = 0, . . . , p),
Qi, Q′i, Q′′i and Q′′′i (i = 1, . . . , rmax) which we need for arithmetic operations on the
length of bin(A), which is represented by Pp+1. We also use ≤k′ (X,Y, I) as shortcut for
<k′ (X,Y, I)∨ =k′ (X,Y, I) defined in (5) and (6).
For fixed t¯ with I(t¯) the relation Ct¯ represents a position in the bitstring bin(A), which
is either at the end, within the substring encoding the constants cAj , or within the substring
encoding the relation RAi . The following three formulae (using (6), (7), (8), and (19)) with
fixed t¯ correspond to these cases:
<k′ (Pp+1, Ct¯, I ′)→ L2(t¯)
<k′ (Pp, Ct¯, I ′)∧ ≤k′ (Ct¯, Pp+1, I ′) ∧ BSUMk′(Pp, D0,t¯, Ct¯)∧
BDIVk′(D0,t¯, N1, Q1,t¯, Q′1,t¯)→ ∃xy
(
BNUMk′(Q1,t¯, x) ∧ BNUMk′(Q′1,t¯, y)∧
BIT(cx, y)↔L1(t¯)
)∧
1≤i≤p
<k′ (Pi−1, Ct¯, I ′)∧ ≤k′ (Ct¯, Pi, I ′) ∧ BSUMk′(Pi−1, Di,t¯, Ct¯)→
∃x¯
( ∧
1≤j≤ri
(
BNUMk′(Q′′′j,t¯, xj) ∧ BDIVk′(Di,t¯,Mj , Qj,t¯, Q′j,t¯)
∧ BDIVk′(Qj,t¯,M1, Q′′j,t¯, Q′′′j,t¯)
)
∧((
L1(t¯))→ Ri(x¯)
) ∨ (L0(t¯))→ ¬Ri(x¯)))) (16)
Note that in the second case Q1,t¯ represents an index j ∈ {1, . . . , q} and Q′1,t¯ represents the
read bit of the constant cAj in bin(A). In the third case Di,t¯ represents the read position d
in the encoding on relation RAi , which represents a particular tuple, for which we use Q′′′j,t¯ to
determine every value of the tuple and depending of the read in Li(t¯) check if that particular
tuple is in the relation or not.
Finally, the sentence Ψ describing acceptance by M results from building the conjunction
of the formulae in (9)-(16), expanding the macros as shown in Section 4, which brings in
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additional second-order variables, and existentially quantifying all second-order variables.
Due to our construction we have A |= Ψ iff A is accepted by M. J
I Theorem 7. Over ordered structures with sucessor relation, BIT and constants for logn,
the minimum, second and maximum elements, Πplog1 captures Π˜
plog
1 .
I Theorem 8. Over ordered structures with sucessor relation, BIT and constants for logn,
the minimum, second and maximum elements, Σplogm captures Σ˜plogm and Πplogm captures Π˜plogm
for all m ≥ 1.
Sketches of the proofs of Theorems 7 and 8 will be given in Appendix E. With Theorem 8
the following corollary is a straightforward consequence of the definitions.
I Corollary 9. Over ordered structures with sucessor relation, BIT and constants for logn,
the minimum, second and maximum elements, SOplog captures the poly-logarithmic time
hierarchy PLH.
7 Conclusions
We investigated SOplog, a restriction of second-order logic, where second-order quantification
ranges over relations of poly-logarithmic size and first-order quantification is restricted to
the existential fragment of first-order logic plus universal quantification over variables in the
scope of a second-order variable. In this logic we defined the poly-logarithmic hierarchy PLH
using fragments Σplogm (and Πplogm ) defined by formulae with alternating blocks of existential
and universal second-order quantifiers in quantifier-prenex normal form. We showed that
the existential fragment Σplog1 captures NPolyLogTime, i.e. the class of Boolean queries that
can be accepted by a non-deterministic Turing machine with random access to the input
in time O(logk n) for some k ≥ 0. In general, Σplogm captures the class of Boolean queries
that can be accepted by an alternating Turing machine with random access to the input in
time O(logk n) for some k ≥ 0 with at most m alternations between existential and universal
states. Thus, PLH is captured by SOplog.
For the proofs the restriction of first-order quantification is essential, but it implies that
we do not have closure under negation. As a consequence we do not have a characterisation
of the classes co-Σplogm and co-Πplogm . These consitute open problems. Furthermore, PLH
resides in the complexity class PolyLogSpace, which is known to be different from P, but it
is conjectured that PolyLogSpace and P are incomparable. Whether the inclusion of PLH in
PolyLogSpace is strict is another open problem.
The theory developed in this article and its proofs make intensive use of alternating Turing
machines with random access to the input. We observe that it appears awkward to talk
about poly-logarithmic time complexity, when actually an unbounded number of computation
branches have to be exploited in parallel. It appears more natural to refer directly to a
computation model that involves directly unbounded parallelism such as Abstract State
Machines that have already been explored in connection with the investigation of choiceless
polynomial time [3]. We also observe that a lot of the technical difficulties in the proofs result
from the binary encodings that are required in order to make logical structures accessible for
Turing machines. The question is, whether a different, more abstract treatment would help
to simplify the technically complicated proofs. These more general questions provide further
invitations for future research.
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Appendix
A The Hierarchy in qAC0
We assume from the reader a basic knowledge of Circuit Complexity ([17] is a good reference
for the subject). We consider a circuit as a connected acyclic digraph with arbitrary
many input nodes and exactly one output node. As in [2] we define qAC0 as the class of
DTIME[logO(1) n] DCL uniform families of Boolean circuits of unbounded fan-in, Size
2logO(1) n and Depth O(1). If C is a family of circuits, we consider that (h, t, g, zn) ∈ DCL(C)
iff the gate with number h is of type t and the gate with number g is a child of gate h, and
zn is an arbitrary binary string of length n, if the type is ∨, ∧, or ¬. If the type is x, then h
is an input gate that corresponds to bit g of the input. bin(A), of length n, is the binary
encoding of the input structure A on which MC will compute the query (see [17]). With nˆ
we denote the size of the domain of A. Further, for every m ≥ 1 we define qAC0m as the
subclass of qAC0 of the families of circuits in qAC0 where the path from an input gate to
the output gate with the maximum number of alternated gates of unbounded fan-in of type
AND and OR in the circuits is m. Following [24] we assume that in all the circuits in the
family the NOT gates can occur only at the second level from the left (i.e., immediately
following input gates), the gates of unbounded fan-in at any given depth are all of the same
type, the layers of such gates alternate in the two types, and the inputs to a gate in a given
layer are always outputs of a gate in the previous layer. Besides the m alternated layers
of only gates of unbounded fan-in, we have in each circuit and to the left of those layers a
region of the circuit with only AND and OR gates of fan-in 2, with an arbitrary layout, and
to the left of that region a layer of some possible NOT gates and then a layer with the n
input gates. It is straightforward to transform any arbitrary qAC0 circuit into an equivalent
one that satisfies such restrictions. Let us denote as ∃qAC0m (∀qAC0m) the subclass of qAC0m
where the output gate is of type OR (AND).
I Lemma 10. For all m ≥ 1 we have that ∃qAC0m ⊆ Σ˜plogm , and ∀qAC0m ⊆ Σ˜plogm+1.
Proof (sketch). Let C be a family of circuits in ∃qAC0m with the uniformity conditions given
above. We build an alternating Turing machine MC that computes the query computed by C.
We have a deterministic Turing machine that decides the DCL of C in time logc n, for some
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constant c. Then for any given pair of gate numbers g, h, gate type t, and arbitrary string of n
bits zn, we can deterministically check both (h, t, g, zn) ∈ DCL(C) and (h, t, g, zn) 6∈ DCL(C).
To be able to have a string zn of size n, we allow the input tape of MC to be read/write, so
that to compute those queries we write h, t, g, to the left of the input bin(A) in the input
tape of the machine. Note that each gate number is O(logc
′
n) bits long for some constant
c′, and the type t is 2 bits long (which encodes the type in {AND, OR, NOT, x}, where x
indicates that the gate is an input gate).
First MC computes the size n of the input bin(A), which can done in logarithmic time
(see [24]).
Corresponding to the m alternated layers of gates of unbounded fan-in of type AND and
OR, where the last layer consists of one single OR gate which is the output gate, we will
have in MC m alternated blocks of existential and universal states, which will be executed
in the opposite direction to the edge relation in the circuit, so that the first block, which is
existential will correspond to layer m in C. Each such block takes time O(logc′ n). In the
following we will consider the layers from right to left.
In the first block, which is existential, MC guesses gate numbers go, h2, and checks
whether (h2,∧, go, zn) ∈ DCL(C). If it is true, thenMC writes in a work tape the sequence
〈go, h2〉. Note that h2 is of type ∧. Then it checks whether (h2,∧, go, zn) 6∈ DCL(C). If
it is true then MC rejects.
The second block is universal, and has two stages. In the first stage, MC checks whether
go is the output gate. To that end it guesses a gate number u, and checks whether
(go,∨, u, zn) ∈ DCL(C). If it is true, then MC rejects.
In the second stage, MC checks the inputs to gate h2. It guesses a gate number h3, and
checks whether (h3,∨, h2, zn) ∈ DCL(C), in which case it adds h3 at the right end of the
sequence in the work tape. It then checks whether (h3,∨, h2, zn) 6∈ DCL(C), in which
case it accepts.
The third block is existential. MC checks the inputs to gate h3. It guesses a gate number
h4, and checks whether (h4,∧, h3, zn) ∈ DCL(C), in which case it adds h4 at the right
end of the sequence in the work tape. It then checks whether (h4,∧, h3, zn) 6∈ DCL(C),
in which case it rejects.
Following the same alternating pattern, the (m − 1)-th block will be existential or
universal depending on the type of the gates in C at the (m− 1)-th layer. Note that, in
our progression from the output gate towards the input gates (right to left), the parents
of hm (which is the gate number guessed at the (m − 1)-th block of MC) are the first
gates in the region of C of the arbitrary layout of only gates with bounded fan-in. As
the depth of each circuit in the family C is constant, say it is w for all the circuits in
the family, in the m-th block MC can guess the whole sub-circuit of that region. Then it
guesses w gate numbers and checks that they form exactly the layout of that region of
the circuit. Once MC has guessed that layout it can work deterministically to evaluate it,
up to the input gates, which takes time O(1).
If the (m− 1)-th block is universal, then if the guessed w gate numbers do not form the
correct layout, MC accepts. If the (m − 1)-th block is existential, and the guessed w
gate numbers do not form the correct layout, then MC rejects.
Note that if the family C is in ∀qAC0m, the first block of states is still existential, to guess
the output gate. Then it works as in the case of ∃qAC0m. J
I Lemma 11. Let t, k ≥ 1 and ψ ∈ Σ1,plogt with first-order sub-formula ϕ ∈ Σ0k, and whose
vocabulary includes the BIT predicate. Then there is a family Cψ of Boolean circuits in
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∃qAC0t+k that computes the Boolean query expressed by ψ.
Proof (sketch). We essentially follow the sketch of the proof of the theorem in Section 3,
page 89 of [2], where it shows that for a given ψ ∈ SOr there is an equivalent circuit family Cψ
in qAC0. But we use a simple strategy to define a layout of the circuits which will preserve
the number of alternated blocks of quantifiers in ψ and ϕ.
Starting from the canonical AC0 circuit corresponding to an first-order formula in prenex,
as in Theorem 9.1 in [24], we follow the same idea extending such circuit Cϕ for ϕ ∈ Σ0k, to a
canonical circuit Cψ in ∃qAC0 for ψ ∈ Σ1,plogt , in such a way that Cψ is in ∃qAC0t+k.
The layout of Cϕ basically follows from left to right the opposite order of the formula ϕ,
so that the output gate is an unbounded fan-in ∨ gate that corresponds to the first-order
quantifier ∃1, the inputs to that gate are the outputs of a layer of unbounded fan-in ∧ gates
that correspond to the first-order quantifier ∀2, and so on. To the left of the leftmost layer of
unbounded fan-in gates corresponding to the quantifier Qk, there is a constant size, constant
depth region of the circuit which corresponds to the quantifier free sub-formula of ϕ. This
part has the input gates, constants, NOT gates, and AND and OR gates of fan-in 2.
In a similar way, we extend Cϕ to the right, to get Cψ. To that end, to the right of the
first-order quantifier ∃1 (which in Cψ becomes a layer of unbounded fan-in ∨ gates), we
will have in Cψ one layer of gates of unbounded fan-in for each SO quantifier: of ∨ gates
for existential SO quantifiers, and ∧ gates for universal SO quantifiers. The first added
layer corresponds to the SO quantifier Qt, and the rightmost layer will correspond the SO
quantifier ∃1, which is a layer of one single gate, that becomes the new output gate.
Clearly, by following the construction above we get a family of circuits in ∃qAC0t+k.
To build the Turing machine MC ∈ DTIME[logO(1) n] that decides the language DCL(C),
we use the same kind of encoding sketched in [2] (which in turn is an extension of the one
used in [24] for AC0). In the number of the gates we encode all the information that we need
to decide the language, while still keeping its length polylogarithmic. Each such gate number
will have different sections: i) type of the gate; ii) a sequence of k fields of polylogarithmic size
each to hold the values of the first-order variables; iii) a sequence of t fields of polylogarithmic
size each to hold the values of of the SO variables; iv) a constant size field for the code of the
NOT, OR and AND gates of fan-in 1, 2, 2, respectively, in the region of Cψ corresponding
to the quantifier-free part of the formula ϕ; v) a logarithmic size field for the bit number
that corresponds to an input gate, vi) a polylogarithmic size field for the number of the gate
whose output is the left (or only) input to the gate; and vii) idem for the right input.
The idea is that for any given gate, its number will hold the values of all the first-order
and SO variables that are bounded in ψ, in the position of the formula that corresponds,
by the construction above, to that gate, or zeroes if the variable is free. Note that each
sequence of all those values uniquely define a path in Cψ from the output gate to the given
gate. For the gates which correspond to quantifiers, and for those in the quantifier free part
that are parents of them, the encoding allows to easily compute the number of their child
gates. The gates for the quantifier free part hold in their numbers (iv) a number which
uniquely identifies that gate in that region of the circuit for a particular branch in Cψ which
is given by the values of the bounded variables. Note that the layout of each such branch of
the circuit is constant and hence stored in the transition function of MC , and it can evaluate
that sub circuit in polylogarithmic time. Note that the predicate BIT(i, j) can be evaluated
by MC by counting in binary in a work tape up to j and then looking at its bit i.
In this way, clearly MC decides DCL(C) in time logO(1) n. J
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B The Normal Form for SOplog
We show the proof of Lemma 3
I Lemma 12 (Lemma 3). For every SOplog-formula ϕ, there is an equivalent SOplog-formula
ϕ′ that is in SNF.
Proof. An easy induction using renaming of variables and equivalences such as (¬∃X logkϕ)
≡ ∀X logk(¬ϕ) and (φ∨∃xψ) ≡ ∃x(φ∨ψ) if x is not free in φ, shows that each SOplog-formula
is logically equivalent to an SOplog-formula in prenex normal form, i.e., to a formula where
all first- and second-order quantifiers are grouped together at the front, forming alternating
blocks of consecutive existential or universal quantifiers. Yet the problem is that first- and
second-order quantifiers might be mixed. Among the quantifiers of a same block, though,
it is clearly possible to commute them so as to get those of second-order at the beginning
of the block. But, we certainly cannot commute different quantifiers without altering the
meaning of the formula. What we can do is to replace first-order quantifiers by second-order
quantifiers so that all quantifiers at the beginning of the formula are of second-order, and
they are then eventually followed by first-order quantifiers. This can be done using the
following equivalences:
∃x∀Y logkψ ≡ ∃X log0∀Y logk∃x(X log0(x) ∧ ψ).
∀x∃Y logkψ ≡ ∀X log0∃Y logk∀x(X log0(x)→ ψ).
J
C NODNFSAT Query
The following sentence expresses the NODNFSAT query described in Section 3.1. For clarity,
we write the query using an unbounded first order universal quantifier. Nevertheless, we
can rewrite it as a Πplog2 sentence by simply replacing the universal first order quantifiers
by a second quantifier as explained in Remark 3. We use H as a variable with arity 2 and
exponent 2, and assume the alphabet of input formula in DNF as {(, ),∧,∨,¬, 0, 1, X} with
σ =<, I(, I), I∧, I∨, I¬, I0, I1, IX >, same encoding as in [5].
∀xbxc
(
0
¬I((xb) ∨ ¬I)(xc) ∨ ∃y
[
1
y > xb ∧ y < xc ∧ (I((y) ∧ I)(y))
]
1
∨
∃H∃xax′axaax′aaxfx′f∀xx′yy′
[
1
(
2
(
3
H(x, x′) ∧H(y, y′)
)
3
→[
3
(
4
(xb ≤ x ∧ x ≤ xc) ∧ (xb ≤ x′ ∧ x′ ≤ xc) ∧ (xb ≤ y ∧ y ≤ xc)∧
(xb ≤ y′ ∧ y′ ≤ xc)
)
4
∧
(
4
x = y→x′ = y′
)
4
∧
(
4
x′ = y′→x = y
)
4
∧
(
4
x = xa ∨ x = xaa ∨ x = xf ∨
(
5I0(x) ∧ I0(x′)
)
5
)
4
∧
(
4
x′ = x′a ∨ x′ = x′aa ∨ x′ = x′f ∨
(
5I1(x) ∧ I1(x′)
)
5
)
4
∧
(
4
SUCC(x, y)↔SUCC(x′, y′)
)
4
∧(
4
∀zz′(5(6H(z, z′) ∧ (I0(z) ∨ I1(z)) ∧ (I0(x) ∨ I1(x)))6→x ≤ z)5 ↔
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∀vv′(5(6H(v, v′) ∧ (I0(v′) ∨ I1(v′)) ∧ (I0(x′) ∨ I1(x′)))6→x′ ≤ v′)5)4∧[
4
[
5∀zz′
(
5(6H(z, z
′) ∧ (I0(z) ∨ I1(z)) ∧ (I0(x) ∨ I1(x)))6→x ≤ z
)
5∧
SUCC(xa, x)∧SUCC(xaa, xa)∧SUCC(x′a, x′)∧SUCC(x′aa, x′a)
]
5 →[
5IX(xa) ∧ IX(x′a) ∧
(
5I((xaa) ∨ I∧(xaa) ∨ I¬(xaa)
)
5 ∧
(
5I((x
′
aa)∨
I∧(x′aa) ∨ I¬(x′aa)
)
5 ∧
(
5I¬(xaa)↔ I∧(x′aa)
)
5
]
5
]
4
∧(
4
∀zz′(5(6H(z, z′) ∧ (I0(z) ∨ I1(z)) ∧ (I0(x) ∨ I1(x)))6→z ≤ x)5 ↔
∀vv′(5(6H(v, v′) ∧ (I0(v′) ∨ I1(v′)) ∧ (I0(x′) ∨ I1(x′)))6→v′ ≤ x′)5)4∧[
4
[
5∀zz′
(
5(6H(z, z
′) ∧ (I0(z) ∨ I1(z)) ∧ (I0(x) ∨ I1(x)))6→z ≤ x
)
5∧
SUCC(x, xf ) ∧ SUCC(x′, x′f )
]
5 →
[
5
(
5I)(xf ) ∨ I∧(xf )
)
5 ∧
(
5I)(x
′
f )∨
I∧(x′f ))
)
5
]
5
]
4
]
3
)
2
]
1
)
0
D Details of Bounded Binary Arithmetic in SOplog
We describe next the sub-formulae ϕ, ψ and α of BSUMk (please, refer to formula (8) in the
main text).
The sub-formulae ϕ(X,Y, Z) is satisfied if the value of the least significant bit of Z is
consistent with the sum of the least significant bits of X and Y .
ϕ(X,Y, Z) ≡(Z(0¯, 0) ∧ ((X(0¯, 0) ∧ Y (0¯, 0)) ∨ (X(0¯, 1) ∧ Y (0¯, 1))))∨(
Z(0¯, 1) ∧ ((X(0¯, 1) ∧ Y (0¯, 0)) ∨ (X(0¯, 0) ∧ Y (0¯, 1))))
The sub-formulae ψ(x¯, y¯,W,X, Y ) is satisfied if the value of the bit in position x¯ of W
(i.e., the value of the carried bit), is consistent with the sum of the values of the bits in
position y¯ (i.e., the position preceding x¯) of W , X and Y .
ψ(x¯, y¯,W,X, Y ) ≡(
W (x¯, 0) ∧ ((W (y¯, 0) ∧X(y¯, 0) ∧ Y (y¯, 0)) ∨ (W (y¯, 0) ∧X(y¯, 0) ∧ Y (y¯, 1))∨
(W (y¯, 0) ∧X(y¯, 1) ∧ Y (y¯, 0)) ∨ (W (y¯, 1) ∧X(y¯, 0) ∧ Y (y¯, 0))))∨(
W (x¯, 1) ∧ ((W (y¯, 1) ∧X(y¯, 1) ∧ Y (y¯, 0)) ∨ (W (y¯, 1) ∧X(y¯, 0) ∧ Y (y¯, 1))∨
(W (y¯, 0) ∧X(y¯, 1) ∧ Y (y¯, 1)) ∨ (W (y¯, 1) ∧X(y¯, 1) ∧ Y (y¯, 1))))
Finally, α(x¯,W,X, Y, Z) is satisfied if the value of the bit in position x¯ of Z is consistent
with the sum of the corresponding bit values of W , X and Z.
α(x¯,W,X, Y, Z) ≡(
Z(x¯, 0) ∧ ((W (x¯, 0) ∧X(x¯, 0) ∧ Y (x¯, 0)) ∨ (W (x¯, 0) ∧X(x¯, 1) ∧ Y (x¯, 1))∨
(W (x¯, 1) ∧X(x¯, 1) ∧ Y (x¯, 0)) ∨ (W (x¯, 1) ∧X(x¯, 0) ∧ Y (x¯, 1))))∨(
Z(x¯, 1) ∧ ((W (x¯, 0) ∧X(x¯, 0) ∧ Y (x¯, 1)) ∨ (W (x¯, 0) ∧X(x¯, 1) ∧ Y (x¯, 0))∨
(W (x¯, 1) ∧X(x¯, 0) ∧ Y (x¯, 0)) ∨ (W (x¯, 1) ∧X(x¯, 1) ∧ Y (x¯, 1))))
In the following formula expressing BMULTk(X,Y, Z), the variable I has arity k and
exponent k. I ′ is of arity 2k and exponent 2k. The remaining second-order variables R, S
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and W are of arity 2k + 1 and exponent 2k.
BMULTk(X,Y, Z) ≡
∃II ′RSW (DEFk(I) ∧ BINk(X, I) ∧ BINk(Y, I) ∧ BINk(Z, I)∧
DEF2k(I ′) ∧ BIN2k(R, I ′) ∧ BIN2k(S, I ′) ∧ BIN2k(W, I ′)∧
SHIFT(S,X, I)∧
∀x¯(I(x¯)→ ((x¯ = 0¯ ∧ Y (x¯, 0) ∧ ϕa(R, x¯))∨
(x¯ = 0¯ ∧ Y (x¯, 1) ∧ ϕb(R, x¯,X))∨
(Y (x¯, 0) ∧ ∃y¯(SUCCk(y¯, x¯) ∧ ϕc(R, x¯, y¯)))∨
(Y (x¯, 1) ∧ ∃y¯(SUCCk(y¯, x¯) ∧ ϕd(R,S,W, x¯, y¯)))))
)
(17)
The sub-formula ϕa(R, x¯) ≡ ∀y¯(I(y¯) → R(x¯, y¯, 0)) expresses that R|x¯ encodes the binary
number 0, the sub-formula ϕb(R, x¯,X) ≡ ∀y¯(I(y¯)→ ∃z(R(x¯, y¯, z) ∧X(y¯, z))) expresses that
R|x¯ = X, the sub-formula ϕc(R, x¯, y¯) ≡ ∀w¯(I(w¯) → ∃z(R(x¯, w¯, z) ∧ R(y¯, w¯, z))) expresses
that R|x¯ = R|y¯, and the sub-formula SHIFT(S,X, I) expresses that if a¯ ∈ Bk is the i-th
tuple in the numerical order of Bk, then S|a¯ is the (i− 1)-bits arithmetic left-shift of X, i.e.,
S|a¯ is X multiplied by 2i−1 in binary. We have
SHIFT(S,X, I) ≡ ∃x¯y¯(SUCCk(x¯, logn) ∧ SUCCk(y¯, x¯) ∧ S(y¯, x¯, 0))
∀x¯(I(x¯)→((x¯ = 0¯ ∧ ϕb(S, x¯,X))∨
∃y¯(SUCCk(y¯, x¯)∧
∀z¯(I(z¯)→ ((z¯ = 0¯ ∧ S(x¯, z¯, 0))∨
∃z¯′b(SUCCk(z¯′, z¯) ∧ S(y¯, z¯′, b) ∧ S(x¯, z¯, b))))))
)
(18)
Finally, the sub-formula ϕd(R,S,W, x¯, y¯) expresses that R|x¯ results from adding R|y¯ to S|x¯.
The carried digits of this sum are are kept in W |x¯. Given the formula BSUMk described
earlier, it is a straightforward task to write ϕd. We omit further details.
BDIVk(X,Y, Z,M) can be written as follows.
BDIVk(X,Y, Z,M) ≡
∃II ′ARSWW ′(DEFk(I) ∧ BINk(X, I) ∧ BINk(Y, I) ∧ BINk(Z, I)∧
BINk(M, I) ∧ BINk(A, I) ∧ ¬BNUMk(Y, 0, I)∧
<k(M,Y, I) ∧ BMULTk(Z, Y,A, I, I ′, R, S,W )∧
BSUMk(A,M,X, I,W ′)
)
. (19)
Where in the previous formula BMULTk(Z, Y,A, I, I ′, R, S,W ) denotes the formula
obtained from BMULTk(X,Y, Z) by eliminating the second-order quantifiers (so that I, I ′,
R, S and W become free-variables) and by renaming X and Z as Z and A, respectively.
Likewise, BSUMk(A,M,X, I,W ′) denotes the formula obtained from BSUMk(X,Y, Z) by
eliminating the second-order quantifiers (so that I and W become free-variables) and by
renaming X, Y , Z and W as A, M , X and W ′, respectively.
E Sketches of the Proofs of Theorems 7 and 8
I Theorem 13 (Theorem 7). Over ordered structures with sucessor relation, BIT and
constants for logn, the minimum, second and maximum elements, Πplog1 captures Π˜
plog
1 .
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Proof (sketch). In order to show Πplog1 ⊆ Π˜plog1 we proceed in the same way as in the
proof of Theorem 6[Part a] with the only difference that all states are universal. Let
φ = ∀Xr1,logk11 . . . ∃Xrm,log
km
m ϕ, where ϕ is a first-order formula with the restrictions given in
the definition of SOplog. We first determine all possible values for the second-order variables
Xri,log
ki
i . Any combination of such values determines a branch in the computation tree of
M, and for each such branch the machine has to checks ϕ. The argument that these checks
can be done in poly-logarithmic time is the same as in the proof of Theorem 6. Then by
definition of the complexity classes ATIMEop[logk n,m] and the definition of acceptance for
alternating Turing machines the machine M evaluates φ in poly-logarithmic time.
In order to show the inverse, i.e. Π˜plog1 ⊆ Πplog1 , we exploit that the given random access
alternating Turing machine has only universal states and thus all branches in its computation
tree must lead to an accepting state. Consequently, the same construction of a formula φ as
in the proof of Theorem 6[Part b] can be used with the only difference that all second-order
existential quantifiers have to be turned into universal ones. Then the result follows in the
same way as in the proof of Theorem 6. J
I Theorem 14 (Theorem 8). Over ordered structures with sucessor relation, BIT and
constants for logn, the minimum, second and maximum elements, Σplogm captures Σ˜plogm and
Πplogm captures Π˜plogm for all m ≥ 1.
Proof (sketch). We proceed by induction, where the grounding cases for m = 1 are given by
Theorems 6 and 7. For the inclusions Σplogm ⊆ Σ˜plogm and Πplogm ⊆ Π˜plogm we have to guess (or
take all) values for the second-order variables in the leading block of existential (or universal,
respectively) quantifiers, which is done with existential (or universal, respectively) states.
For the checking of the subformula in Πplogm−1 (or in Σ
plog
m−1, respectively) we have to switch to
a universal (existential) state and apply the induction hypothesis for m− 1.
Conversely, we consider the computation tree of the given alternating Turing machine M
and construct a formulae as in the proofs of Theorems 6 and 7 exploiting that for each switch
of state from existential to universal (or the other way round) the corresponding submachine
can by induction be characterised by a formula in Πplogm−1 or Σ
plog
m−1, respectively. J
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